Skip to content
View OmarElfouly's full-sized avatar

Highlights

  • Pro

Organizations

@F23-Omar-Bavly-Architecture

Block or report OmarElfouly

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
OmarElfouly/README.md
  • 👋 Hi, I’m @OmarElfouly
  • 💞️ I’m looking to collaborate on whatever is intresting
  • 📫 You can reach me using my email omarelfouly29@gmail.com

Pinned Loading

  1. google/perfetto google/perfetto Public

    Production-grade client-side tracing, profiling, and analysis for complex software systems.

    C++ 5.7k 719

  2. F23-Omar-Bavly-Architecture/pipelinedRV32 F23-Omar-Bavly-Architecture/pipelinedRV32 Public

    A 5 stage pipelined, single memory implementation of a RV32 CPU. The CPU will support all RV32I base instructions (except for ecall). Stretch goals include: stall on a memory access to avoid struct…

    Verilog 1

  3. RustySnout/rustysnout RustySnout/rustysnout Public

    A network monitor and control application written in Rust

    Rust

  4. CachePerformance CachePerformance Public

    Forked from AUC-S23-CompOrg-G2-P2/CachePerformance

    AUC summer 2023 Computer Org. and Assembly Lang Project 2: Cache Performance

    C++ 1

  5. RV32IC-Simulator RV32IC-Simulator Public

    Forked from iRustom/RV32IC-Simulator

    Assembly 1

  6. Sequential-Signed-Multiplier Sequential-Signed-Multiplier Public

    Forked from iRustom/Sequential-Signed-Multiplier

    A verilog project made to apply what was learnt in Digital Design 1 with Dr Shalan

    Verilog 1