- 👋 Hi, I’m @OmarElfouly
- 💞️ I’m looking to collaborate on whatever is intresting
- 📫 You can reach me using my email omarelfouly29@gmail.com
Highlights
- Pro
Pinned Loading
-
google/perfetto
google/perfetto PublicProduction-grade client-side tracing, profiling, and analysis for complex software systems.
-
F23-Omar-Bavly-Architecture/pipelinedRV32
F23-Omar-Bavly-Architecture/pipelinedRV32 PublicA 5 stage pipelined, single memory implementation of a RV32 CPU. The CPU will support all RV32I base instructions (except for ecall). Stretch goals include: stall on a memory access to avoid struct…
Verilog 1
-
RustySnout/rustysnout
RustySnout/rustysnout PublicA network monitor and control application written in Rust
Rust
-
CachePerformance
CachePerformance PublicForked from AUC-S23-CompOrg-G2-P2/CachePerformance
AUC summer 2023 Computer Org. and Assembly Lang Project 2: Cache Performance
C++ 1
-
-
Sequential-Signed-Multiplier
Sequential-Signed-Multiplier PublicForked from iRustom/Sequential-Signed-Multiplier
A verilog project made to apply what was learnt in Digital Design 1 with Dr Shalan
Verilog 1
If the problem persists, check the GitHub status page or contact support.



